


**AT&S**

[www.ats.net](http://www.ats.net)

Austria Technologie & Systemtechnik  
Aktiengesellschaft



# AT&S HDI Technology

Desinrules and Cost Optimization

Austria Technologie & Systemtechnik Aktiengesellschaft | Am Euro Platz 1 | A-1120 Wien | Tel +43 (0) 1 683 00-0 | Fax +43 (0) 1 683 00-9290 | E-mail [info@ats.net](mailto:info@ats.net)

## AT&S At A Glance

- Founded in **1982**, publicly traded since 1999
- **Europe's largest supplier** of printed wiring boards (PWB)
- **India's largest supplier** of standard PWBs
- One of **world's top** producers of HDI PWBs (for mobile phones)
- 6000 employees in **Austria, China, India and Korea**

## AT&S' Major Business Segments

- **Telecom & Mobiles**

- Handheld devices
- Network components

- **Industrial**


- Industrial applications
- Medical devices
- White goods
- Defense industry

- **Automotive**

- Automobile components

- **Others**


- Design, Assembly and Foundry Services



Austria Technologie & Systemtechnik  
Aktiengesellschaft



Austria Technologie & Systemtechnik  
Aktiengesellschaft




**HDI Standard Design Rules**

HDI Advanced Design Rules

HDI Design (Multilayers with 4  $\mu$ -Via layer ) 2-N-2 Construction:

Build up material.: RCF or 106 / 1080 Prepreg

Austria Technologie & Systemtechnik  
Aktiengesellschaft




HDI Standard Design Rules

**HDI Advanced Design Rules**

***HDI Design (Multilayers with 2 -N-2 ) Copper filled Via Construction:  
Design Values for RCC and 106 / 1037 Prepreg***

Austria Technologie & Systemtechnik  
Aktiengesellschaft




*Next generation technology for redistribution of 400µm pitch BGA and below – SCFV+*

Austria Technologie & Systemtechnik  
Aktiengesellschaft

- Cost-effective concept for ultra high density BGA redistribution
- 2 lines per channel capability at 400µm pitch BGA
- 1 line per channel at 300µm pitch
- Mass production ready, dependable reliability
- Ask for more details

	SCFV	SCFV+
BGA 400µm (pin amount)	~ 100	560
BGA Pad size (inner Layer)	220	150
µVia diameter	100	75
Dielectric	60µm	40µm
Registration (Laser pad – Laser hole)	+/- 60µm	+/- 37,5 µm
Line width & space	60µm	50µm
Solder mask registration	+/- 38µm	+/- 25µm



Austria Technologie & Systemtechnik  
Aktiengesellschaft



SCFV 1	SCFV 2	SCFV 3
<p>Staggered Micro-via</p> <p>Composite</p> <p>Buried via</p> <p>Stacked Copper Filled Via</p>	<p>Composite</p> <p>Buried via</p> <p>Stacked Copper Filled Via</p>	<p>Stacked Copper Filled Via</p>
<p>Composite - 2 to 6 Layer</p>	<p>Composite - 2 to 6 Layer</p>	<p>All Layer Micro-via SCFV - internal layers Filled/not filled micro-via - external layer</p>
<p>Mechanical drilled Buried vias</p>	<p>Mechanical drilled Buried vias, plugged and plated</p>	
<p>Micro-vias staggered on Buried vias</p>	<p>Micro-via stacked on buried via</p>	
<p>SCFV - internal layers Filled/not filled micro-via - external layer</p>	<p>SCFV - internal layers Filled/not filled micro-via - external layer</p>	






**Increasing Interconnect Density**

Specification

Topic	AT&S recommendation
Copper thickness at surface	12 - 22 $\mu$ m
Copper thickness in pth	min 10 $\mu$ m
Copper thickness in buried	min 10 $\mu$ m
Copper thickness in Laser	min 10 $\mu$ m or filled via
Breake out of $\mu$ -vias allowed as long space is same as min L/S	
Solder mask thickness at track < 60 $\mu$ m	min. 4 $\mu$ m
Solder mask thickness at edge of track	min. 4 $\mu$ m

Issue	Specification	
Raw material	Halogen free material ( or Standard FR4 )	
conductor width & space	Min 60µm ( 50µm for 0,4mm, 0,3mm BGA Area )	
Copper thickness at surface (each layer)	20µm +/-10µm ( Due to Plating technology preferred )	
µvia connection at capture pad	100, (70µm for 40µm dielectric) diameter should be given in the Drill Table. The minimum diameter of the micro via (A) at capture pad is 50% of the nominal value.	
Dimple	Max 15µm at inner layer Max 30µm at outer layer	
Plated through hole	Copper plating of plated through hole (pth) and copper filled µVias (SCFVias) at same time is possible but minimum distance between PTH and µ-Vias need to be evaluated.	



Issue	Specification
Void at capture pad	Delamination, void or resin impurities are not allowed on the vertical interface of two micro vias (F).
Void in copper filled $\mu$ via-hole	20% of the population of filled micro vias may have a small void in the micro via. The distance between void and the plated surface of the micro via should be more than the thickness of the copper pad (C). The maximum void width (G) shall be less than 25% of micro via diameter (H) measured at the point where the void is widest. The minimum copper between void and the outer edge of filled micro via (K) shall be min 10 $\mu$ m as in section.



Core / prep / RCC	CORE	CORE
Nominal thickness	80 – 100µm	60µm
Picture		
Drilling done by	Laser	Laser
Via – dia	150 µm	85 µm
Min. pad	280 µm	170 µm


Prepreg / RCC	PREPREG	PREPREG	RCC
Nominal thickness	40, 50µm / 1037, 106prep	60µm / 1080prep	40µm
Picture			
Drilling done by	Laser	Laser	Laser
Via – dia	70, 100 µm	100 µm	70 µm
Min. pad	220 µm (150µm)	250 µm (220µm)	220µm (150µm)

*HDI PCB 1-1-1-2-1-1-1  $\mu$ -Via Stacked*





## Stacked copper filled microvias

- ✓ Design density will increase
- ✓ Layer count reduction possible
- ✓ High reliable stacked microvias
- ✓ Alternative to conductive paste
- ✓ Qualification with halogenfree m.




### Stacked copper filled microvias (all layer)

#### HDI PCB 1-1-2-1-1 SCFV




***Schematic HDI PCB Build – up AT&S Advanced***


*HDI PCB 1-1-4-1-1  $\mu$ -Via Stacked*




*HDI PCB 1-1-1-2-1-1-1  $\mu$ -Via Stacked*




*HDI PCB 1-1-1-4-1-1-1  $\mu$ -Via Stacked*




*HDI PCB 1-2-1 Stacked*




*HDI PCB 1-1-1-2-1-1-1  $\mu$ -Via Stacked*



*HDI PCB 1-1-1-2-1-1-1 SCFV*



*HDI PCB 1-1-2-1-1 SCFV*



**AT&S**

[www.ats.net](http://www.ats.net)

Austria Technologie & Systemtechnik  
Aktiengesellschaft

# Cost Optimization for Micro Via PCBs

Design, Processes, Materials, New Technologies

## HDI Cost optimization – Micro Via

HDI Cost optimization – Base Materials

HDI Cost optimization – Laser dielectric








HDI Cost optimization – Copper thickness

HDI Cost optimization – Utilization Vendor panel


HDI Cost optimization – Design

## Cost impacts on printed circuit boards:

- **Build up** (1-N-1 / 2-N-2 / 3-N-3.....)
- **Total Thickness** (Aspect Ratio)
- **Build up Materials** (RCC / FR4 / woven glass...)
- **Base Material** (TG / HF / Low CTE....)
- **Copper specification for Micro Vias / Plated through holes**
- **Size of pcb / panel** (Vendor production panel)
- **Design** (Track width / - spacing / Laser pads / PTH-Pads / annular ring.....)



Austria Technologie & Systemtechnik  
Aktiengesellschaft



HDI Cost optimization – Micro Via

HDI Cost optimization – Base Materials


HDI Cost optimization – Laser dielectric

HDI Cost optimization – Copper thickness

HDI Cost optimization – Utilization Vendor panel

HDI Cost optimization – Design

Austria Technologie & Systemtechnik  
Aktiengesellschaft



HDI Cost optimization – Micro Via

HDI Cost optimization – Base Materials

HDI Cost optimization – Laser dielectric

HDI Cost optimization – Copper thickness

HDI Cost optimization – Utilization Vendor panel


HDI Cost optimization – Design

### Base Material for Laser (micro via) Dielectrics:

#### Optimum Aspect Ratio

**1:1.4**


(Dielectric : Laser diameter )



Type	Glass yarn	thickness µm*	µ-Via Ø
FR4	1037	40	50 -75
FR4	0106	45	80 - 100
FR4	1080	65	90 - 110
FR4	2 x 0106	100	130 - 150
FR4	2116	110	130 - 150
RCC	----	30	50 -75
RCC	----	50	80 -100
RCC	----	60	90-110

\* nominal value without consideration of press and design tolerance

Austria Technologie & Systemtechnik  
Aktiengesellschaft



HDI Cost optimization – Micro Via

HDI Cost optimization – Base Materials


HDI Cost optimization – Laser dielectric

HDI Cost optimization – Copper thickness

HDI Cost optimization – Utilization Vendor panel

HDI Cost optimization – Design

Austria Technologie & Systemtechnik  
Aktiengesellschaft



HDI Cost optimization – Micro Via

HDI Cost optimization – Base Materials

HDI Cost optimization – Laser dielectric


HDI Cost optimization – Copper thickness

HDI Cost optimization – Utilization Vendor panel

HDI Cost optimization – Design

Example .: PCB 160mm x 110 mm / 2-4-2 HDI Aufbau

Utilization 81 %




Cost 100 %



Increase of width  
by 2mm:

Utilization 66 %



Cost 122 %

HDI Cost optimization – Micro Via

HDI Cost optimization – Base Materials

HDI Cost optimization – Laser dielectric

HDI Cost optimization – Copper thickness

HDI Cost optimization – Utilization Vendor panel

**HDI Cost optimization – Design**


# Base: pcb 160 mm x 110 mm / 2-4-2 HDI build up

## Design

75 µm track width
75 µm spacing
burried vias drilled 0.3 mm
burried vias annular ring 150 µm
PTH Via drilled 0.3 mm
PTH Via annular ring 150 µm
micro vias drilled 0.1 mm
micro vias annular ring 75 µm
copper in pth 20 µm
pcb thickness 1.2 mm

**Cost 100 %**

*HDI PCB 1-1-4-1-1*



## Design

75 µm track width
75 µm spacing
burried vias drilled 0.2 mm
burried vias annular ring 125 µm
PTH Via drilled 0.2 mm
PTH Via annular ring 150 µm
micro vias drilled 0.1 mm
micro vias annular ring 60 µm
copper in pth 20 µm
pcb thickness 1.2 mm

**Cost 113 %**